Abstract-A CMOS digital temperature measurement technique is reported, which doesn't require an explicit reference voltage during temperature to digital conversion. Instead, one of the inputs from the sensor core serves as the reference. After eliminating the need to use an external reference, we observe at least twofold increase in temperature estimation accuracy compared to the reference based traditional approach. Designed in 65nm CMOS, the digital sensor consume a total power of 220µV and an area of 0.25mm 2 , and achieves a ±3σ accuracy of 1ºC after curvature correction and room temperature trim.
INTRODUCTION
Reference circuits are considered an essential part of any digital sensor front-end circuit. Since the reference is a value against which the input is compared, the digitization of a time-varying input in a sensor readout system typically requires a PVT immune and stable reference. A Bandgap Reference (BGR) circuit introduced first in [1] is still a popular choice of implementation for many applications. The idea is based on adding a quantity complementary to temperature (CTAT) like VBE or VGS to a quantity proportional to temperature (PTAT) like ΔVBE or ΔVGS such that their temperature-dependent slopes cancel out, resulting in a temperature independent BGR (VBGR=VBE+αΔVBE, where α is a design dependent multiplication factor). Looking closely, we observe that a BGR circuit is achieved through a combination of three arithmetic operations .i.e. subtraction, multiplication, and addition. Analog implementation of these operations introduces nonlinearity and error in the reference voltage, making it a sensitive circuit. Some of the common error sources which can potentially corrupt the output of BJT based BGR are 1) Op-amp Offset: PTAT current generation circuit requires an op-amp to generate difference of the emitter base voltage. Offset associated with this op-amp could be as large as ±10mV and can contribute largest error to BGR circuit , 2) Process Variations in VBE: Since VBE=kT/q×ln(IC/IS), process variations can result from the variations in saturation current(IS) or collector current (IC).Spread in IS could be due to variations in base doping and transistor dimensions. IS can change by as much as 40% of its nominal value in even a mature CMOS node [2] In reality, VBE does not strictly posses first order temperature coefficient and is actually slightly nonlinear over a wide temperature range. This curvature of VEB is carried forward to the BGR, and limits its precision.
However, since [1] , many variants of BGR have been reported, some with military-grade precision. But, such accuracy can only be achieved through precision-enhancement and linearity-compensation techniques. Mixed-signal implementation of such error correction circuits in scaled CMOS nodes is challenging due to presence of various short channel effects. Also, a penalty in terms of power and area consumption has to be paid. Therefore, current trend is to push these error correction circuits into digital domain or, even better, to resort to techniques capable of moving the arithmetic operations of BGR itself into the digital world.
In the realm of temperature sensor design, one such technique was pioneered by Makinwa in his numerous publications .e.g. [3] . In [3] , we observe that two of the three arithmetic operations were implicitly implemented in the digital domain; however, the difference operation is still being performed in analog domain through a difference amplifier. Now, we present a smart sensor with all arithmetics of BGR pushed into the digital backend. The theoretical concept of the reference-free scheme was first proposed in our prior publication [4] ; however, this paper provides in detail the accuracy analysis of measured results.
II. THEORETICAL BACKGROUND
When two BJT devices are operated at different current densities, the difference of their base-emitter voltages is directly proportional to absolute temperature (ΔVBE=VBE2-VBE1=kT/q×ln(n)) [ n represents difference of current densities, as can be seen in Fig 1. This relationship has been exploited to design precise thermal sensors in silicon. It is also clear from [1] that the outputs of the thermal sensor, VBE1 and VBE2, can be utilized to implement the BGR circuit. This BGR reference, along with an Analog-toDigital Converter (ADC), digitizes one of the two outputs of the thermal sensor or their difference. The resulting ADC ratio of input over reference can be interpreted in a way such that one of the inputs from the sensor core serves as the reference. In other words, since a BGR is an arithmetic combination of outputs from the sensor core, we can use one input as a reference to the ADC and can implement the remaining arithmetic operations needed for a BGR after the ADC in the digital backend. To theoretically manifest this qualitative interpretation of referencefree digital temperature sensor we note that the output of any ADC is the ratio of input to the reference. This means the ADC output, µ, for the thermal sensor can be written as:
Eq (1) shows theoretically similar but practically different digitization schemes for the traditional, Makinwa [3] , and the proposed method in Eq 1a, 1b and 1c respectively. Traditional scheme uses external voltage reference while implementing all three arithmetic operations of BGR in analog domain as shown in Fig 1a, [3] uses ΔVBE as reference and VBE as input (ADC output is X=VBE/ΔVBE), pushing two of the three arithmetic operations into digital backend. The proposed scheme uses lower of the two VBE voltages as input while other as reference (ADC output is X=VBE1/VBE2) as can be seen in Fig 1b. In [4] , we proposed theoretical background of two reference-free successive approximation (SAR) ADC based smart thermal sensors. However, only the ratiometric approach, discussed above, has been implemented in silicon and its measured accuracy results are presented here.
III. CIRCUIT IMPLEMENTATION

A. Sensor Core
The sensor core consists of two parasitic vpnps biased with PTAT currents of different current densities (Since vpnps are diodes biased through emitters, we will refer to VBE as VEB). Vertical parasitic vpnps available in CMOS have to be biased through emitter.
This results in Vbe being dependent on the common emitter current gain, ß. Variations in ß result in variations in Vbe and hence affects the accuracy of the sensor. The nominal value of ß is around 1 in 65nm CMOS process as can be seen in Fig 2a. To eliminate the dependency of ß, Q1 and Q2 have to be biased with PTAT current. The circuit on the left side of Fig 2b generates PTAT current by forcing the nodes X and Y to have similar voltage using the positive feedback, and copies the generated PTAT current into temperature sensing BJTs, Q1 and Q2, using MOS current mirrors, M4 and M5. Dynamic element matching was implemented in the current mirrors; however, it is not shown in the Fig 2b for simplicity. In another variant the positive feedback was replaced with an op-amp. Further details of this circuit could be found in [4] .
B. 12-bit SAR ADC
In the following stage, the implemented 12-bit data converter is split capacitor array fully differential Successive Approximation Register (SAR) ADC with unit capacitor of 20fF. The ADC, shown in Fig. 3 , is monotonically switched and follows set and up SAR scheme (after sampling input, all bottom plates are grounded and then connected to VREF, or remain grounded, as determined by SAR logic). VEB2 is first sampled on the top capacitor plate of both Digital-toAnalog (DAC) capacitive arrays. Meanwhile, the bottom plate of the DAC array is connected to VEB1 and the bottom plate of bottom DAC array is connected to VEB2. Next the bottom plates of both DAC arrays are grounded. Afterwards regular SAR scheme is initiated and bottom plates of DAC arrays are set/reset depending on the output of the comparator. The comparator is composed of a 3-stage amplifier followed by a dynamic latch and consumes ( ) 
30µA of current. The SAR ADC yields X=VEB1/VEB2and the digital backend was implemented as a software estimation routine.
Redundancy provides tolerance to comparator decision errors and eliminates wide codes. We employ 4-bit DAC array to provide redundancy which can tolerate up to 4 LSBs of comparator error. In SAR ADCs calibration is a process that measures and corrects for capacitor mismatch errors. Although we implemented calibration for errors in the largest 4 capacitors in our SAR architecture, the range of code values exercised by X is designed so the 3 MSB capacitor mismatch contribution becomes a simple offset. This is due to the value of X being in between the major code transitions contributed by the 3 MSBs. Since the nonlinearity due to these capacitor errors becomes effectively an offset, it is eliminated using a simple room temperature trim. The fact that the 3 MSBs do not change over the temperature range of interest can be used to eliminate the first three SAR algorithm steps to save power and conversion time, but this was not implemented in this prototype. The calibration scheme sets the 4-bit calibration DAC dynamically during SAR operation.
IV. MEASUREMENT RESULTS AND COMPARISON
Micrograph of the designed 65nm CMOS microchip and the measurement setup can be seen in Fig 4. The measurement setup included a thermal chamber, data acquisition IO card, reference RTD Pt-100 thermister and measurement software. The designed thermal sensor was placed inside the chamber along with reference thermister. The DUT PCB was connected to the software through the IO card. For temperature accuracy measurements the chamber temperature was swept from 25ºC up to 100ºC.
To provide a comparison of the temperature estimates based on the ratio and difference of VEB, we collected data for VEB versus temperature from 12 chips using a 16-bit acquisition card. To eliminate the contribution of random errors during measurements, for each chip at every temperature, 20000 samples were taken and its average value was used to report the error at that temperature. Process alterations in parameters like saturation current, collector current, bias resistors, base-emitter resistance etc can result in base-emitter voltage changing the polarity of its TC over temperature; usually called BJT curvature. This curvature is visibly seen in Fig 5. We computed curvature correction equations using technique presented in [5] for all chip samples over the given temperature range. For the proposed scheme we achieved correction coefficients which changed the value of VEB1/VEB2 by a maximum of ±0.05% from its nominal value across the entire temperature range as can be seen in Fig 6(a&b) . Curvature correction resulted in ±3σ accuracy of within 1ºC. To achieve the same accuracy in traditional approach we had to adjust curvature coefficients in correction equations which changed the value of ΔVEB/VREF by as much as ±7.5% of its nominal value compared to mere ±0.05% in proposed scheme, shown in Fig 6(c&d) . Bringing ±7.5% change, compared to ±0.05%, requires considerably higher power and area overhead when these equations are implemented in hardware.
The outputs of the sensor core, VEB1 and VEB2, were directly applied to the input and reference terminals of the on-chip 12-bit SAR ADC. Fig 7a shows the error resulting at the output of the ADC for 6 chip samples. Fig 7b shows the Differential Non-linearity (DNL) plot of the SAR ADC. A fine ramp signal was applied at the input terminal of the ADC and varied from 0.5V to 1.1V. This input was generated using the IO board with 16-bit voltage step resolution. To avoid the noise issues on the internal VBE2 reference to the ADC, an external1.1V was applied to the reference input. Fig 8 (a&b) shows error estimated following the traditional approach of using a BGR circuit as reference and ΔVEB as input with a room temperature trim and two point trim respectively. Fig 8 (c&d) shows error results of sensor core from our proposed temperature estimation methodology with VEB1 as input and VEB2 as reference. Fig 8 (e&f) presents error result after curvature correction and Fig 8 (g&f) shows the estimated error at the output of the ADC. Table I compares the specifications of the designed sensor with state of the art thermal sensors in submicron CMOS nodes which utilize similar sensing mechanism as ours mechanism as ours. 
CONCLUSION
A new reference-free digital temperature estimation scheme is presented which provides ±1ºC 3σ error inaccuracy with only room temperature trim in 65nm CMOS. Comparison to state of the art proves the proposed scheme provides accuracy advantage over the existing designs without employing any error compensation and linearity correction circuits. 
